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Abstract— A simple technique to implement highly power
efficient class AB–AB Miller op-amps is presented in this paper.
It uses a composite input stage with resistive local common mode
feedback that provides class AB operation to the input stage and
essentially enhances the op-amp’s effective transconductance
gain, the dc open-loop gain, the gain-bandwidth product, and
slew rate with just moderate increase in power dissipation.
The experimental results of op-amps in strong inversion and
subthreshold fabricated in a 130-nm standard CMOS technology
validate the proposed approach. The op-amp has 9 V·pF/µs·µW
large-signal figure of merit (FOM) and 17 MHz · pF/µW small-
signal FOM with 1.2-V supply voltage. In subthreshold,
the op-amp has 10 V · pF/µs · µW large-signal FOM and
92 MHz · pF/µW small-signal FOM with 0.5-V supply voltage.
Index Terms— Analog integrated circuits, class AB–AB Miller
op-amps, Miller compensation, resistive local common mode
feedback.
I. INTRODUCTION
THE increasing demand for battery-operated portableelectronics equipment requires power-efficient analog
circuits. The operational amplifier (op-amp) is the essential
building block of analog signal processing units [1], [2].
Due to the reduction of the supply voltage in deep sub-
micrometer mixed-signal design, the op-amp may suffer
from slew rate limitation, insufficient bandwidth, lower gain,
reduced dynamic range, inadequate noise performance, and
linearity problems [3]. Hence, the energy-efficient high-speed
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Fig. 1. Conventional high gain class-A two-stage Miller op-amp with
telescopic input stage.
op-amp design is a challenging task for the analog designer in
today’s energy-constrained electronic world. Along with the
low power and high speed, the op-amp must have a large-
signal swing, high linearity, and high load driving capability.
To achieve close to rail-to-rail output swing in low-voltage
applications, a two-stage Miller op-amp is a wise choice.
In this paper, a simple design approach of a Miller op-amp
is presented to enhance gain-bandwidth product (GBW) by
a large factor (63 times in the circuit presented here) and
the dc open-loop gain by about one order of magnitude
with just moderate increase (∼factor 2) in static power dis-
sipation with respect to the conventional op-amp of Fig. 1.
The approach also provides class AB operation to the input
stage, improving the slew rate (SR). The efficiency of the
op-amp is validated by measurements of a test chip and
compared to other op-amps reported in the literature in
terms of three figures of merit (FOMs): 1) the large-signal
FOMLS = (SR.CL)/PQ , where PQ is the total static power
dissipation and CL is the load capacitance; 2) the small-signal
FOMSS = (GBW.CL)/PQ ; and 3) a global FOM FOMG =
(FOML SFOMSS)1/2. In order to account for silicon area and
total quiescent current (ITotalQ), four additional FOM are also
reported here: AFOMs = (SR.CL)/(PQ.Area), AFOML =
(GBW.CL)/(PQ .Area), IFOMs = (GBW.CL)/(ITotalQ) [4], and
IFOML = (SR.CL)/(ITotalQ) [4].
This paper is organized as follows. Section II summarizes
the limitations of a conventional two-stage class-A Miller
op-amp. Section III describes the proposed op-amp designed
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in 130-nm CMOS technology operating in strong inversion
with ±600-mV dual supplies and a bias current IB = 14 μA;
and in subthreshold with ±250-mV supply voltages and a
bias current IB = 70 nA. Section IV presents simulation
results. Section V provides the experimental results of test chip
prototypes of the proposed and conventional op-amps both in
strong inversion and subthreshold. Conclusions are drawn in
Section VI.
II. TWO-STAGE CLASS-A MILLER OP-AMP
A two-stage Miller op-amp with a telescopic input stage
is shown in Fig. 1. This circuit can provide high open-
loop dc gain, AOLDC ∼ (gmr0)3/4, where gm and r0 are
transconductance gain and output resistance of a unit size
transistor, respectively. For simplicity, the parameters gm and
r0 are considered equal here for all unit size transistors. It also
provides a moderate gain bandwidth product (GBW).The
GBW of the class A op-amp of Fig. 1 can be obtained from its
dc open-loop gain and the dominant pole at node X is given
by the following equation:
fPDOM = 1/(2π RX CX ). (1)
Here, RX = gmr20 /2 is the impedance at node X and CX is
the Miller capacitance given by the following equation:
CX = (1 + AI I )CC . (2)
Here, AI I = gmr0/2 is the gain of the output stage. As the
dc open-loop gain of the op-amp is AOLDC = (gmr0)3/4,
the gain-bandwidth product is GBWcnv = gm /2πCC . The
high-frequency pole fPout at the output node of the op-amp
is given by the following equation:
fPOut = gmOUTP/(2πCL) (3)
Here, gmOUTP is the transconductance gain of the pMOS
output transistor MOUTP and CL is the load capacitance.
To achieve a high phase margin PM > 50◦ when the zero
introduced by CC is shifted to infinity (by selecting RC =
1/gmOUTP), it is common to select CC = CL with transistors
at the output stage scaled-up by a factor of 2. In this case,
the GBW has a value GBWcnv = gm /2πCL and the high-
frequency pole has a value fPout = 2 GBWcnv.
Both GBW and fPOut can be increased by a factor N by
selecting CC = CL/N and scaling-up the output transistors
by a factor 2N . Unfortunately, this increases the bias current
and the quiescent power dissipation of the op-amp of Fig. 1
by a factor F = 0.4 (N + 1.5) and maintains the open-loop
gain constant.
A drawback of this circuit is the asymmetrical slew rate.
Though it can have a large positive slew rate (SR+), its
negative slew rate (SR−) is constrained by the bias current
of the output stage IOUTQ = 2IB . Hence, to improve SR−,
it is required to increase IOUTQ which increases the static
power dissipation. Slew rate (SR) can be enhanced without
increasing static power dissipation by utilization of a class AB
(push–pull) output stage. The SR of the input stage (given by
SRinp = Iinp/CC , where Iinp = 2IB is the maximum current
generated at node X by the input stage) can also limit the SR
Fig. 2. Cascoded current mirror OTA [5].
of the op-amp since the input stage has to provide current to
the compensation capacitor CC at node X . For this reason,
it is convenient that the op-amp has also a class AB input
stage that can generate Iinp > 2IB.
Though class AB operation can improve the current effi-
ciency of the op-amp and decrease the linear part of the settling
time, the exponential part of the settling time, determined by
GBW, and phase margin (PM) can still lead to long total
settling times in class AB op-amps. Hence to implement a
high-speed op-amp both SR and GBW need to be improved
simultaneously [5].
Power constraints in modern VLSI design demand an
approach that can simultaneously increase GBW, SR, and
open-loop gain. In Section III, an op-amp is proposed which
can achieve large dc open-loop gain, enhanced GBW, and
higher SR with just moderate increase in quiescent power. This
op-amp can also work in subthreshold with little modification
as shown in Section III-I. The small-signal and large-signal
analysis for both op-amps are similar.
III. PROPOSED CIRCUIT
A. Operating Principle of the Proposed Op-Amp
The proposed Class AB-AB Miller op-amp is shown
in Fig. 3. It is a pseudo-three-stage op-amp derived from the
conventional class-A op-amp of Fig. 1 by replacing the input
stage with a modified version of the cascoded current mirror
OTA [6] shown in Fig. 2 and a free class AB [7] output stage.
The diode-connected transistors M2, M2P of the current mirror
OTA are replaced by a resistive local common mode feedback
(RLCMFB) load [8]. The second stage (M3–M4) is a high gain
fully cascoded amplifier (shown in blue). The combination of
first and second stages is denoted as “composite input stage”
(M1–M4). It is framed by a blue dotted line in Fig. 3. The
resistors RCM are selected so that the first stage (M1–M2
shown in red and RCM) of the composite input stage provides
moderate gain and generates high-frequency poles ωP X at
nodes X and X  that have a negligible effect on the phase
margin of the op-amp.
The output (third) stage (MOUTP and MOUTN) is a push–pull
amplifier with the free class-AB operation. The RLCMFB with
two matched resistors (RCM) in conjunction with the scaling of
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Fig. 3. Proposed class AB-AB op-amp with NMOS = 5.
M3, M4 by a factor 2 provides: 1) approximately one order of
magnitude enhanced effective transconductance gmeff , open-
loop gain, and higher GBW and 2) class AB operation at the
op-amp’s internal node Y. The output node of the composite
input stage (node Y) has high output resistance RY , and thus
yields high gain. The output stage provides moderate gain,
close to rail-to-rail output swing and class AB operation with
comparably high positive and negative peak output currents.
The class AB operation of both input and output stages of the
op-amp prevents SR limitation of node Y by the bias current of
the first stage. It results in high SR, and hence high FOMLS.
The class AB output stage has the added advantage that it
reduces the output impedance at high frequencies. This shifts
the high-frequency output pole to higher frequencies, which
improves the phase margin of the op-amp. The enhanced
transconductance of the composite input stage gmeff leads to
essential improvement in GBW and in the dc open-loop gain.
This results in much higher FOMSS and high phase margin,
with just moderate additional power consumption as discussed
in the following analysis.
B. Analysis of Class AB Operation of Input Stage
In this section, it is shown that besides high gain, the input
stage of the proposed op-amp has class AB operation and
can deliver currents to CC at node Y, which are larger
than the static currents (2IB) of transistors M3 and M4.
Under quiescent conditions, no current flows through the
RLCMFB resistors RCM. Hence, M2–M3 and M2P−3P behave
as conventional current mirrors at dc. The branch with M3
in the second stage of the composite input stage is scaled
up by a factor of 2 and has a quiescent current 2IB . In the
presence of a differential input voltage Vid, a signal current
i = gm Vid /2 flows through the RCM resistors and generates
complementary voltage variations VX , VX  across each
RCM. The effective resistance at nodes X and X  is
RX = (RCM||ro1||ro2). (4)
RCM should be smaller than the output resistance of transistors
M1, 2, i.e., RCM << ro1,2 so that RX ≈ RCM. Complementary
voltage variations with value VX = iRX appear at nodes X ,
X  with maximum swing VXmax = IB RX . The maximum
source–gate voltage of transistors M3 and M3P is
VSG3max = VSG3Q + VXmax = |V th| + VSDsat + IB RX. (5)
Transistor M3 in the second stage can provide a maximum
current I3max at node Y which is given by the following
equation:
I3max = β 3(VSG max3 − |Vth|)2










Defining M = (IB RX )/VSDsat3, I3max can be expressed by the
following equation:
I3max = β3(M + 1)2V 2SD sat3 = IB3Q(M + 1)2. (7)
Hence, depending on the value of RX and IB , resistors RCM
can help to increase the positive and negative peak currents
IpeakY delivered to the compensation capacitor CC at node Y .
Design values of RCM ≈ RX = 16 k, |VDSsat3| = 160 mV,
IB = 14 μA, and IB3Q = 2IB = 28 μA were selected here.
These selections result in M+1 ≈ 2.4, which leads to a current
I3max = 6IB3Q = 12IB = 168μ A at node Y. Increasing RX
results in higher M values (and higher gain), but this decreases
the high-frequency poles at nodes X , X , and can lead to a
reduction of the phase margin of the op-amp, as discussed in
Section III-E.
C. Class AB Operation of Output Stage
To improve the SR, it is also necessary to increase the
negative peak current of the output stage. This is done based
on the free class AB technique [7]–[9] by means of a large
resistance RLarge and as mall capacitor CBAT that provides
dynamic class AB operation at the output node of the op-amp.
Under quiescent conditions, RLarge provides equal bias voltage
VBN to MTAIL and MOUTN, and consequently currents 2IB and
NMOS IB flow through MTAIL and the two output transistors
MOUTN and MOUTP, respectively. MOUTN is scaled by a factor
NnMOS = 2N = 5 in the proposed design. This leads to a
quiescent current IoutQ = 5IB in the output branch transistors.
Under dynamic conditions, when the op-amp is slewing in
the negative direction, the voltage at node Y faces a positive
change. Due to the presence of the large valued resistor,
the capacitor cannot charge or discharge rapidly. Hence, it acts
as a floating battery and transfers the voltage variations from
node Y to node Z . Hence, a large dynamic negative current
(higher than the quiescent output current NMOS IB), can be
obtained at the op-amp’s output node, improving current
efficiency CE = Iomax/ITotalQ where Iomax is the maximum
output current and ITotalQ is the total op-amp’s quiescent
current.
D. Open-Loop-Gain Analysis of the Proposed Op-Amp
The simplified small-signal model of the proposed op-amp
is shown in Fig. 4, leading to three poles: two at the internal
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Fig. 4. Small-signal model of the proposed class AB-AB op-amp.
nodes X and Y , and one at the output node. The feedforward
path formed by RC and CC creates a zero. The corresponding
open-loop transfer function AOL(s) of the proposed op-amp is
expressed by the following equation:
AOL(s) = AI AI I AI I I (1 + s/ωz)
(1 + s/ωPDOM)(1 + s/ωPOut)(1 + s/ωPX) (8)
where AI , AI I , and AI I I are the dc gains of the first,
second, and third stage, respectively. Gain AI is AI = (VX −
−VX )/Vid = gm1 RX . Cascoded transistors M3C and M4C are
used to increase the gain of the second stage AI I = gm3 RY .
RY is expressed by the following equation assuming that all
ro’s are equal and gm3 = gm4 = gm3C = gm4C :
R Y = (gm 3 C ro 3 C ro3)||(gm 4 C ro 4C ro 4) ≈ gm 3r2o 3/2. (9)
The resultant dc open-loop gain from the composite input
stage is
Ainput = AI AI I = gm1 RX (gm 3ro3)2/2. (10)
The output stage consists of a push–pull amplifier that provides
moderate gain and close to rail-to-rail output swing. The dc
gain of the output stage is AI I I = (gmOUTP)(rOUTP|| rOUTN).
Hence, the total dc open-loop gain is given by AOLDC
AOLDC = AI AI I AI I I




AOLDC ≈ gm RCM(gmro)3/4. (11)
E. Pole-Zero Analysis of the Proposed Op-Amp
Equation (8) shows that the op-amp has three poles and
one zero. The selection of RCM plays an important role in
this design, as it poses a tradeoff between the boosting of the
gain AI = gm1 RX in the input stage, the value of the high-
frequency poles (ωP X ) at node X (X ), and the peak current
I3max at node Y , as discussed in Section III-B. The pole of
the circuit at node X , X  is given by the following equation:
ωP X = 1/RX CX ≈ 1/RC M CX . (12)
Node C at the input stage operates with constant voltage
(ac ground). Due to this, the effects of CGS2,2P are nullified
at node X . Thus, the parasitic capacitance at node X is given
by the following equation:
CX = CGS3 + Cdb2 + Cdb1 + CGD1 + CGD2. (13)
Since CX is very small and RX  ro, ωP X is a high-frequency
pole( much higher than GBW), as shown later in Section III-G.
In this case, its effect can be neglected, and AOL(s) of the op-
amp can be approximated by a conventional two-pole one-zero
system and given by the following equation:
AOL(s) ≈ AI AI I AI I I (1 + s/ωz)
(1 + s/ωPDOM)(1 + s/ωPOut) . (14)
The dominant pole at node Y is given approximately by the
following equation:
ωPDOM ≈ 1
RY AI I I Cc
. (15)
The GBW (in hertz) of the op-amp in Fig. 3 is given in the
following equation:
GBW = AOLDCωPDOM = AI AI I AI I I ωPDOM
≈ (AI (gm3 RY )AI I I )/(RY CC AI I I )
≈ AI gm3/CC = gmeff/(2πCC ). (16)
Equation (16) implies that the effective transconductance of
the composite input stage and of the op-amp of Fig. 3 is
given by gmeff = AI gm3. Hence, AI , in conjunction with the
factor 2 scaling of M3, increases the effective transconduc-
tance, the GBW, and the dc open-loop gain of the op-amp
approximately by a factor 2AI at the expense of a moderate
increase in power dissipation and the introduction of the high-
frequency poles ωP X . In the proposed design, the value of
RCM and the scaling by a factor 2 of M3 in the second stage
provides a gain boosting in the composite input stage by a
factor close to 10.
The nondominant pole in (14) corresponds to the output








Here, geffmOUT = gmOUTP + gmOUTN is the output conductance





where ReffC = (RC − 1/gmOUTeff).
Now, to achieve high GBW and high phase margin with
low silicon area, CC is selected to have a moderate-low value
CC = CL /10 and RC is selected so that the output pole ωPOut
matches the zero ωz . In this case, ωPout and ωz can be lower
than GBW, but the op-amp can still have high phase margin.
This is discussed in detail in Section III-F with a design
example.
The proposed approach enhances the open-loop gain and
the effective gmeff of the op-amp by providing an additional
gain in the first stage with a negligible impact on the PM.
This is possible in current technology (like in 0.13-μm CMOS
technology and finer technologies) since the value of CX is
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very small. Thus, ωP X  GBW. Hence, the enhancement
of gmeff improves GBW and the dc open-loop gain. On the
contrary, using RLCMFB to enhance gain in previous tech-
nologies (like in 0.5-μm technology) [8], the value of CX
was not so small and the poles at node X and X could be
lower or close to GBW. So, in order to achieve a high PM
phase, lead compensation was required. This uses a left half s
plane zero generated by a resistor Rs connected in series with
CL to compensate for the phase shift of ωP X which can limit
the op-amp’s maximum dynamic output current. Thus, this
proposed op-amp in 130-nm technology does not require phase
lead compensation if the RLCMFB provides only moderate
gain enhancement in the input stage.
F. Stability Analysis
As mentioned above [see (18)], in general for stability with
PM > 50◦, the Miller op-amp is designed with RC = 1/geffmOUT
to shift the right half-s plane zero to infinity and the high-
frequency output pole ωPOut must be higher than GBW by
at least a factor of 2. As indicated in Section II, a common
practice to achieve this is to scale the output transistors by
a factor 2 and to select CC = CL . In this case, the high-
frequency output pole limits the maximum value of GBW to
a value fPOut/2 = gm/(2πCL) = gm/(2πCC). As discussed in
Section II, GBW can be increased by a factor N by selecting
CC = CL /N and scaling the output transistors by a factor of
2N . This increases quiescent power dissipation by a factor of
0.4(N + 1.5) and maintains the same dc open-loop gain.
The approach followed here allows to achieve higher GBW
values with lower power dissipation as shown below. It con-
sists of matching the value of the zero ωz to the output
pole ωPOut. From (17) and (18), the condition for pole-zero
matching ωPOut = ωz leads to RC = (1 + CL/CC )/geffmOUT.
Consider, for example, the design of the proposed circuit
of Fig. 3 with scaling factors NpMOS = 2.5 and NnMOS =
5(IOUTQ = 5IB) in the output stage transistors MOUTP and
MOUTN, respectively, with CC = CL /10, RCM = 16 k,
and a factor 2 scaling of transistor M3. The free class AB
output stage can provide a geffmOUT value given by the following
equation:
geffmOUT = (gmOUTP + gmOUTN). (19)
As gm,n = (2IBμn,pCox(W/L)n,p)1/2, geffmOUT =
((NnMOS NpMOS + NnMOS)1/2)gm1 = 8.5 gm1. The scaling of
the output transistors shifts both the high-frequency output
pole (and the matching zero) by almost an order of magnitude.
Hence, this approach, in conjunction with the enhancement of
geffmOUT and the reduction of CC leads to an essentially higher
GBW value than the conventional op-amp and places the
output pole and zero at higher values, such that high PM is
possible. Note that the enhancement of GBW is also possible
due to the enhancement of gmeff introduced by the RLCMFB
and by the factor of 2 scaled-up transistors M3 and M3P in
the composite input stage. In the proposed approach, a value
GBW = AI gm3/CC is obtained from (16) where AI ≈ 3.5 is
the gain introduced by the RLCMFB in the first stage. Thus,
gmeff is enhanced by a factor of 2AI ≈ 7.
Fig. 5. Variation of phase margin, unity-gain frequency, and pole-zero
mismatch with RC.
Scaling down CC by a factor 10 provides additional GBW
enhancement by the same factor. Hence GBW of the proposed
circuit is given by GBWprop = 2AI (gm /2πCc) = 20AI
(gm/2πCL) = 70 GBWcnv. This is a factor 70 times higher
than the GBW of the conventional approach. This is achieved
by: 1) enhancing gmeff in three steps in the input stage;
2) scaling down CC ; and 3) matching the high-frequency
pole to the high-frequency zero. Downscaling of capacitor
CC also saves silicon area and simultaneously relaxes the SR
requirements at the internal node Y of the composite input
stage. Enhancing gmeff also enhances the dc open-loop gain
by a factor 2AI .
Fig. 5 shows the variation of the PM and pole-zero mis-
match factor fz/ fPout as a function of RC obtained from
simulations with CL = 50 pF. According to (18), the changes
in RC lead to changes in ωz . It is desirable to have a high PM.
From Fig. 5, it can be observed that the approach proposed
here is robust against RC manufacturing variations since PM
> 60◦ for 2 k < RC < 2.8 k, which corresponds to a pole-
zero mismatch range 0.93 < fZ / fPout < 1.4. PM also remains
higher than 55◦ in the range from 1.5 k < RC < 3.3 k
and 0.8 < fZ / fPout < 1.9. It is noticeable that the phase
margin is within 55◦ for a large pole and zero mismatch factor
between 0.7 and 1.9. Note that the accurate pole-zero matching
is not required to achieve a high PM. However, pole-zero pairs
(doublets) can affect the settling time(tSetl) of class A and
class AB op-amps [10]. According to [11], the exponential
part of the transient response of the op-amp to a step input of
amplitude V is given by the following equation:
VOut(t)=V
[





Here, ωz and ωp are pole and zero doublet frequencies. The
third term can lead to long settling times if there is large rela-
tive pole-zero mismatch (ωz-ωp)/ GBW and/or low pole-zero
doublet frequencies relative to GBW: ωz , ωp  GBW. In the
design proposed here, ωz and ωpOut are approximately a factor
4–5 lower than GBW. Simulations shown in Section IV-A with
relatively large pole-zero mismatch values (ωz/ωpOut in the
range from 0.8 to 1.7) caused by variations in RC and CL
show that even in these large ranges the pole-zero mismatches
do not lead to long settling times in the proposed design. Fig. 6
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Fig. 6. Phase margin as a function of CL .
Fig. 7. f3dBVF/GBW as a function of fZ /fPout.
Fig. 8. Noise model of the proposed op-amp.
shows the phase margin of the op-amp as a function of CL .
It can drive a load CL = 20 pF with PM = 54◦.
The transfer function of the proposed op-amp in voltage















For fZ / fPOut = 1 (pole matches the zero), (21) reduces to a
one pole transfer function. In that case, the BW of the VF is
f3dBVF = GBW. Fig. 7 shows f3dBVF/ GBW as a function
of mismatch fZ / fPout. It can be noticed that for the range
of 0.8 < fZ / fPout < 1.32, f3dBVF/GBW lies in the range of
Fig. 9. (a) Subthreshold implementations of Conv-A op-amp. (b) Sub-
threshold implementations of the Proposed-AB-AB Op-amp. ∗∗No telescopic
Conventional op-amp is considered here. Due to the low supply voltage
constrain (±0.25 V).
0.8 < f3dBVF/GBW < 1.22. Therefore, f3dBVF is not highly
sensitive to pole-zero mismatch.
G. Design Considerations
Table I shows the design parameters of the proposed design
(column 2) and of the conventional op-amp of Fig. 1 for two
cases: 1) with CC = CL and RC selected in such a way that fz
is shifted to infinity (column 3) and 2) with CC = CL/10 and
RC selected to achieve pole-zero cancellation (column 4).
In the proposed design the nominal value of the zero fZ is
16 MHz obtained from (18) and the first high-frequency pole
fPOut is close to 14 MHz from (17). Hence, the effect of the
1st nondominant pole is approximately nullified by the left-
hand plane zero. The dominant pole obtained from (15) has a
value fPDOM = 4.8 kHz. The dc open-loop gain is AOLDC =
82.3 dB from (11), and GBW = 63 MHz from (16). From (12),
the second-high-frequency pole is at f pX = 200 MHz. Hence
in this design, f3dB in VF configuration is 57 MHz for the
values of fZ and fPOut. Notice that the conventional op-amp
has a value GBW = 12 MHz with pole-zero cancellation and
Cc = CL /10, while it has a value GBW = 1.1 MHz with
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TABLE I
VALUES OF DESIGN PARAMETERS OF THE PROPOSED AND
CONV OP-AMP IN STRONG INVERSION
Cc = CL and fz shifted to infinity. In both cases, the GBWs
are lower since the proposed gmeff boosting technique is not
used. The 0.1% positive and negative settling times (t+Setl and
t−Setl) of the proposed op-amp for the design parameters given
in Table I are 45 and 50 ns, respectively, whereas for the Conv-
A op-amp with CC = CL /10, t+Setl and t−Setl are 285 and 890 ns,
respectively. For CC = CL , t+Setl and t−Setl are 1.2 and 2 μs,
respectively.
H. Noise Analysis
The most significant sources of the internal noise in the op-
amp are the thermal noise of the MOSFETs and resistors and
the flicker noise of the MOSFETs. A simple expression of the
noise current spectral density of a MOSFET is [12]
I 2n ( f )=4γ kB T gm +
K f g2m
WLCox f
=4γ kB T gm + 2μK f ID
L2 f
(22)
with T the absolute temperature, kB the Boltzmann’s constant,
μ the carrier mobility, K f the flicker noise coefficient, and
γ a factor that varies from 1/2 to 2/3 from weak to strong
inversion. The first term in (22) corresponds to thermal noise
and the second term to flicker noise. The thermal noise of the
resistor RCM can also be modeled by a current source with
a power spectral density of I 2nRCM( f ) = 4 kB T/RCM. Fig. 8
shows the noise sources. Assuming that they are uncorrelated
and that all transistors have the same γ factor, the input-
referred mean-square thermal noise of the amplifier in a
bandwidth  f is
v2nt,in =





























The noise contribution of the output stage is not considered as
it is divided by the high-gain of the input-stage when referred
to the input. Noting that gm3 = gm4 = 2gm2 and gm3P =
gm4P = gm2P = gm2 and gm1 = gm1P , from (23)
v2nt,in =















Note that for moderately large gm3 RCM and gm3P RCM noise
is dominated by the first stage.
Regarding flicker noise, assuming as before uncorrelated
noise sources and the same K f for all the transistors of the
same type (nMOS or pMOS), the input-referred spectral noise
density of the amplifier is
V 2nf,in ( f )
= Kfn














































As the same L was used for all the transistors (L = 180 nm
in 130 nm technology), the flicker noise becomes
V 2nf,in( f ) =
Kfn















Note that for the moderately large gm3 RCM and gm3P RCM,
the expression corresponds to the well-known flicker noise
of a simple differential pair, as the first stage dominates
noise contribution. Note also that, in these conditions, noise is
dominated by the input pair M1 and M1P, as Kfn > Kfp and
μn > μp .
I. Subthreshold Op-Amp
The proposed op-amp can work in the subthreshold region
with little modification. In the subthreshold region, quiescent
power dissipation is lower as transistors can be biased with
very low bias current (nAs) and with a supply voltage below
1 V. In biomedical applications and wireless sensor networks,
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Fig. 10. Open-loop response of Conv-A and Proposed-AB-AB op-amp.
Fig. 11. Transient output currents of Conv-A and Proposed-AB-AB op-amp.
subthreshold op-amps are a good choice where high-speed is
not a primary concern nevertheless a very low quiescent power
dissipation is the foremost requirement.
Fig. 9(a) shows a conventional Miller op-amp (without
telescopic input stage) working in the subthreshold region.
Fig. 9(b) shows a modified version of the proposed op-amp
for operation in subthreshold. To avoid body effect and reduce
the supply requirements in subthreshold, the substrates of the
two pMOS cascode transistors (M3CP and M3C) are connected
to their source. In order to save the Silicon area, resistors used
for local common mode feedback shown in Fig. 3 are replaced
by MOS transistors operating in triode region with their gate
connected to VSS. These transistors are designed to implement
1.5 M resistors in order to provide again AI close to as in
the strong-inversion case. In Section IV, simulation results of
the op-amps in strong-inversion and in subthreshold regions
are discussed.
IV. SIMULATION RESULTS
The Proposed-AB–AB and conventional op-amps were
designed in 130-nm CMOS technology with nMOS and pMOS
Fig. 12. Transient response of Proposed-AB-AB and Conv-A op-amp.
Fig. 13. Transient response of proposed op-amp for varying RC in strong
inversion.
Fig. 14. Transient response for different CL strong inversion.
unit transistor sizes (W/L)N = 5 μm/0.18 μm and (W/L)P =
20 μm/0.18 μm, respectively. They were simulated both with
the same bias current and load capacitance CL = 50 pF.
A. Simulation Results in Strong Inversion
The circuits of Figs. 1 and 3 were simulated with ±0.6-V
dual supplies and bias current IB = 14μA. Fig. 10 shows its
open-loop frequency response. It can be seen that the circuit of
Fig. 1 (Conv-A) with telescopic input stage has a dc open-loop
gain AOLDC = 70 dB, a unity gain frequency fU = 1 MHz,
a 3-dB frequency f3dB = 311 Hz, and GBW = AOLDC f3dB =
1.1 MHz.
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TABLE II
CORNER ANALYSIS OF OP-AMP OPERATING IN STRONG INVERSION AT DIFFERENT TEMPERATURES
Fig. 15. Transient response shows settling time of Conv-A op-amp for
CC = 50 pF and CC = 4.6 pF for 250-kHz pulse in strong inversion.
Fig. 16. Positive PSRR and negative PSRR in strong inversion.
The Proposed class AB-AB op-amp (Proposed-AB-AB) has
fU = 41 MHz, AOLDC = 82.3 dB, f3dB = 4.8 kHz, and GBW
= 63 MHz. Hence, the proposed op-amp can provide 13 dB
higher open-loop gain, 63 times higher GBW, and 41 times
higher fU at the expense of only 2.2 times increase in quies-
cent power dissipation compared to the conventional op-amp.
Figs.11 and 12 show the transient responses of the Proposed-
AB-AB and the Conv-A op-amp in voltage follower config-
uration with a 600 mVpp 1-MHz input square wave. From
Figs. 11 and 12, it can be asserted that the Conv-A op-amp
Fig. 17. Open-loop frequency response of op-amps in subthreshold.
Fig. 18. Transient response of Conv-A op-amp for value of CC = 4.6 pF
and CC = 50 pF.
has much lower SR than the Proposed-AB-AB op-amp in both
directions. The Conv-A op-amp delivers much lower positive
and negative output peak currents (150 and 28 μA) than
the Proposed-AB-AB op-amp (2.1 and 1.8 mA) to the load
capacitor CL . Although conventional class A Miller op-amps
with nMOS input stage can theoretically deliver large positive
output currents (and negative output currents limited by the
bias current of the output stage), the output current of the
Conv-A op-amp in this example is limited in both directions
by the SR of the internal node X .
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TABLE III
CORNER ANALYSIS OF THE PROPOSED OP-AMP OPERATING IN SUBTHRESHOLD AT DIFFERENT TEMPERATURES
Fig. 19. Transient output current for op-amp in subthreshold.
Fig. 20. Settling time of op-amps in subthreshold.
The class-A input stage of the Conv-A op-amp can deliver
maximum positive and negative currents with value 2IB to
the compensation capacitor CC at node X . The inclusion of a
class-AB output stage does not lead to an improvement in the
settling time as it is determined by the slew rate of the class-
A input stage at node X. In addition, the much lower GBW
value of the Conv-A op-amp also results in long exponential
settling times in both directions. From Figs. 11 and 12, it can
be observed that the inclusion of class-AB input and output
stages enhances the dynamic output current in the Proposed-
AB-AB op-amp. The Proposed-AB-AB op-amp has positive
and negative output current enhancement factors 14 and 63,
compared to the conventional op-amp. These results satisfy
the theory of the proposed op-amp described in the previous
section. To observe the effect of pole-zero doublet mismatches
in the settling time Fig. 13 shows a transient response for
RC in the range from 1.7 to 3.2 k. The 0.1% tSetl of the
Fig. 21. Positive and negative PSRR of the Proposed-AB-AB Op-amp.
Fig. 22. Experimental frequency response of op-amps (strong inversion) in
voltage follower configuration.
op-amp is measured considering the time required for the
response to reach and stay within a range of ±0.1% of the final
value [13]. For a 1-MHZ 500 mV peak-to-peak amplitude step
input the 0.1% positive settling time t+Setl varies from 28 to
66 ns and the negative settling time t−Setl varies from 35 to
70 ns for fz/ fp mismatch factor within the range 1.67–0.8.
Fig. 14 shows the transient response of the proposed op-amp
for different CL values that lead to a pole-zero mismatch
factor within the range of 0.4–2.4. In this case, the 0.1%
t+Setl varies from 52 to 35 ns and 0.1% t
−
Setl varies from 68 to
60 ns for load capacitances within the range 20 pF < CL <
100 pF. An ideal single pole op-amp has a 0.1% settling time
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Fig. 23. Experimental transient response of the proposed op-amp at strong-
inversion for 1-MHz 500-mV input amplitude pulse.
Fig. 24. Experimental input range for the Proposed-AB-AB op-amp for
±600 mV 1-MHz triangular pulse at strong inversion.
tsetl = 6.9/(2π GBW) which for GBW = 63 MHz results
in tsetl = 17.3 ns. The 0.1% settling times of the proposed
op-amp are factors 2–4 larger than for an ideal single pole
op-amp but essentially lower than for the conventional op-amp.
Fig. 15 shows the settling time of the Conv-A op-amp for
CC = 4.6 pF (t+Setl = 285 ns, t−Setl = 890 ns) and CC = 50 pF
(t+Setl = 1.2 μs and t−Setl =2 μs).
Fig. 16 shows the positive and negative PSRR of the
Proposed-AB-AB and Conv-A op-amp. The Proposed-AB-AB
op-amp provides 67- and 50-dB positive and negative PSRR.
The positive PSRR is 17 dB higher than the conventional
op-amp and remains high over a wider range of frequencies.
This is attributed to the higher dc gain and BW. To show the
robustness of the proposed op-amp against process and temper-
ature variations, corner analysis at three different temperatures
for important performance parameters of the circuit are given
in Table II. It can be asserted that proposed op-amp is robust
against variation of process and temperature and can provide
wide GBW. Standard deviation (SD) is shown in the table
for each parameter for variation of the process for considered
temperatures.
B. Simulation Results in Subthreshold Region
The proposed and conventional op-amps were also simu-
lated in subthreshold with ±0.25-V supply voltage and bias
current IB = 70 nA. Fig. 17 shows the frequency response of
the conventional and proposed op-amps. The Proposed-AB-
AB op-amp has 72-dB open-loop dc gain and unity gain fre-
quency fU = 420.37 kHz with 60◦ phase margin. The Conv-A
Fig. 25. Micrograph of the Proposed-AB-AB and Conv-A op-amp in strong
inversion.
Fig. 26. Experimental frequency response of the Proposed-AB-AB and
Conv-A op-amp at subthreshold.
op-amp has 42.9-dB open-loop dc gain, unity gain frequency
fU = 45 kHz and 60◦ phase margin. Fig. 18 shows that the
Conv-A op-amp suffers from a poor settling time for the larger
compensation capacitor. The Conv-A op-amp in subthreshold
was fabricated with CC = 4.6 pF. Fig. 19 shows the transient
output current of the proposed and conventional op-amps
in subthreshold. The Proposed-AB-AB op-amp can provide
maximum positive and negative output currents of 4.32 and
6.24 μA, respectively. Hence, the negative current limitation
is significantly improved in the Proposed-AB-AB op-amp.
The positive setting times of the Proposed-AB-AB and Conv-
A op-amps are 3.2, and 12 μs, respectively, according to
Fig. 20. The negative settling times of the Proposed-AB-
AB and Conv-A-op-amps are 13 and 197 μs, respectively.
Positive and negative PSRRs are 64 and 53 dB, respectively,
whereas conventional op-amp has 50- and 47-dB positive and
negative PSRRs. Fig. 21 shows the PSRR responses of the
op-amps. Corner analysis of the proposed op-amp at different
temperatures operating in the subthreshold region is given
in Table III. It can be observed that the proposed op-amp is
stable against the variation of process and temperature. The SD
of each parameter for variation of the process has been given
in Table III for the considered temperatures (0 ◦C, 27 ◦C,
100 ◦C).
V. EXPERIMENTAL RESULTS
Test chip prototypes of the proposed op-amps with CC =
4.6 pF and conventional op-amps with CC = 50 pF for
strong inversion were fabricated in 130-nm CMOS process
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SUMMARY OF THE MEASUREMENT RESULTS AND PERFORMANCE COMPARISON
Fig. 27. Micrograph of the Proposed-AB-AB and Conv-A op-amp in
subthreshold.
technology. For subthreshold operation, the proposed and
Conv-A op-amps were fabricated with CC = 4.6 pF in
130-nm CMOS process also. The chips were tested with
±0.6-Vsupply voltage, quiescent current ITotalQ = 158 μA in
strong inversion, ±0.25-V supply voltage and total quiescent
current 0.78 μA in the subthreshold region. In both cases, the
load capacitance CL is 50 pF.
A. Operation in Strong Inversion
The measured frequency response of the Conv-A and
Proposed-AB-AB op-amps as voltage followers are shown
in Fig. 22. The Proposed-AB-AB op-amp has a bandwidth
of 57 MHz, whereas the Conv-A op-amp of Fig. 1 has a band-
width of 1.1 MHz. Note that the bandwidth of the op-amp is
improved by a factor of 52 compared to the conventional one.
Transient responses of the op-amps are shown in Fig. 23 to
Fig. 28. Experimental transient response of the Proposed-AB-AB and
Conv-A op-amp for 20-kHz pulse of 150-mV amplitude at subthreshold.
a 1-MHz, 500-mV pulse input waveform. The positive SRs
of the Proposed-AB-AB and Conv-A op-amp are 37 and
1.5 V/μs, respectively. The negative SRs are 34 and 0.3 V/μs
for the Proposed-AB-AB and Conv-A op-amps. Thus, the SR
of the proposed op-amp is 113 times higher than for the
Conv-A op-amp obtained from the experimental results. The
SR of the op-amp is given by SR = IOutMax/(CL +CC). From
this expression of SR experimental maximum positive and
negative current can be calculated.
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Fig. 29. Experimental input range for the Proposed-AB-AB op-amp at
subthreshold for ±250 mV, 5-kHz triangular pulse.
Experimental maximum positive output currents for the
Conv-A and Proposed-AB-AB op-amp are 150 μA and 2 mA.
The maximum negative currents for Conv-A and Proposed-
AB-AB op-amps are 30 μA and 1.8 mA. Hence, current
efficiency CE of the Proposed-AB-AB op-amp is 11, whereas
for Conv-A it is only 0.4. The input/output common mode
ranges of the proposed op-amp are shown in Fig. 24 for
a ±600-mV, 1-MHz triangular input waveform. They have
values of +600 and −384 mV for the proposed op-amp.
Fig. 25 shows the chip micrograph of the proposed and
conventional op-amps. Designed layouts are superimposed due
to the opaque passivation layer. The silicon area consumed by
the conventional op-amp is 0.07 mm2, whereas the area of the
proposed op-amp is only 0.02 mm2. Hence, in the proposed
approach, higher large- and small-signal FOM can be obtained,
while the silicon area can be essentially reduced because of
smaller CC .
B. Operation in Subthreshold Region
Fig. 26 shows the experimental frequency response of
the Proposed-AB-AB and Conv-A op-amp in voltage fol-
lower configuration. The bandwidths of the Proposed-AB-
AB and Conv- A op-amp are 700 and 58 kHz, respectively.
Fig. 27 shows the micrograph of the fabricated chip with
the op-amps designed for subthreshold operation. The area
occupied by the Proposed-AB-AB op-amp is 0.02 mm2 which
is two times more than the Conv-A op-amp designed in
subthreshold. Though the proposed and conventional class-A
op-amps are using similar compensation capacitor, the former
occupied a larger area because the Proposed AB-AB op-
amp has an extra capacitor CBAT. The transient responses of
conventional and proposed op-amps are given in Fig. 28 for
a 20-kHz square waveform with 150-mV amplitude. The
positive and negative SRs of the Proposed-AB-AB op-amp are
0.08 and 0.12 V/μs, whereas for Conv-A, they are 0.07 and
0.002 V/μs, respectively.
Hence, the negative SR of the Conv-A op-amp is very poor.
The maximum positive and negative output currents for the
Proposed-AB-AB op-amp are 4.2 and 6.24 μA, while the
Conv-A op-amp has maximum positive and negative current
of 3.6 and 0.1 μA. The CE in subthreshold for the Proposed
AB-AB op-amp is 6 and for Conv-A, it is 0.3. Hence, the
proposed op-amp can achieve improved negative SR. Finally,
the proposed op-amp can provide 12 times higher GBW,
62 times higher negative output current at the expense of
increasing the quiescent power dissipation by a factor 2.6. The
input/output common mode ranges for the Proposed-AB-AB
op-amp are between 242 and –194.9 mV for ±250-mV 5-kHz
triangular pulse, as shown in Fig. 29.
A comprehensive comparison of the proposed op-amp’s
performance with other state-of-the-art class-AB amplifiers is
given in Table IV. From the table, it can be asserted that except
the Si area related FOMs (strongly technology dependent), the
Proposed-AB-AB op-amp has the highest small-signal, large-
signal, and global FOM in strong inversion and subthreshold
region. However, in strong inversion [18], it has 1.4 times
higher IFOML ; all other FOMs of it are lower.
VI. CONCLUSION
A power-efficient Miller op-amp architecture was reported
and experimentally verified. Two versions of the op-amp were
presented here: working in strong inversion as well as in
subthreshold with little modification. These two versions were
fabricated in 130-nm CMOS technology.
Experimental results verified that the proposed op-amp
working with 1.2-V supply voltage has essentially improved
large- and small-signal FOMLS = 9 and FOMSS = 17.
The proposed op-amp operating in subthreshold also has the
largest FOMs: FOMLS and FOMSS of 10 and 92, respectively.
According to the literature presented in this paper, conse-
quently, the highest value of the global FOM can be achieved
which determines the ultimate speed of the proposed op-amp.
As in the subthreshold region, the op-amp can also operate
with a very low supply voltage (±0.25 V); it can be used in
applications where power constraints exist, such as in biomed-
ical instruments and wireless sensor networks. Finally, it can
be asserted that experimental results validated the proposed
circuit’s principle.
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